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Abstract
In this chapter, we discuss the compute-in-memory memristive architectures
and develop a 2M1M crossbar array which can be applied for both memory and
logic applications. In the first section of this chapter, we briefly discuss compute-in-
memory memristive architectural concepts and specifically investigate the current
state off the art composite memristor-based switch cells. Also, we define their
applications e.g. digital/analog logic, memory, etc. along with their drawbacks and
implementation limitations. These composite cells can be designed to be adapted
into different design needs can enhance the performance of the memristor crossbar
array while preserving their advantages in terms of area and/or energy efficiency. In
the second section of the chapter, we discuss a 2M1M memristor switch and its
functionality which can be applied into memory crossbars and enables both mem-
ory and logic functions. In the next section of the chapter, we define logic imple-
mentation by using 2M1M cells and describe variety of in-memory digital logic
2M1M gates. In the next section of the chapter, 2M1M crossbar array performance
to be utilized as memory platform is described and we conceived pure memristive
2M1M crossbar array maintains high density, energy efficiency and low read and
write time in comparison with other state of art memory architectures. This chapter
concluded that utilizing a composite memory cell based on non-volatile memristor
devices allow a more efficient combination of processing and storage architectures
(compute-in-memory) to overcome the memory wall problem and enhance the
computational efficiency for beyond Von-Neumann computing platforms.
Keywords: compute-in-memory, crossbar, logic design, memory, memristor
1. Introduction
In general, memory devices are considered as one of the most important
primitives in every computing system. Although, they play an undeniable role in
conventional computers, which the processing units and memory are separate, it is
generally believed that future computers, unlike von Neumann architectures, will
have a compute-in-memory (CIM) structure. According to Moore’s Law and
1
fundamental VLSI limitations, CMOS technology is expected to face constraints and
serious challenges at each technology node [1]. These challenges require solutions
both short-term and long-term solving technical and strategic difficulties on
Moore’s Law way. Accordingly, researchers both in academia and industries are
working hard on different available options and solutions from device up to archi-
tecture levels proposing incremental as well as revolutionary approaches. Regarding
to this requirements, many efforts and initiatives have done by researches in order
to keep on progress in the emerging memory technologies such as Ferroelectric
Random Access Memory (FeRAM) [2], Magnetic Random Access Memory
(MRAM) [3], and Resistive Random Access Memory (RRAM) [4], etc. Among all
these technologies RRAM (generally referred as memristor) has received a lot of
attention not only because of its favorable characteristics of low operating voltage,
high speed, simple structure, and nano-scale but also with its logic implementation
capabilities of the memristor devices. Memristor first in 1971, was proposed by
Chua as a non-linear passive element [5], and then almost 37 years later, in
2008, was physically realized by the HP company, which was fabricated
utilizing a Pt–TiO2–Pt structure [6]. These nano-devices are based on a resistor
with6variable resistance which can maintain resistance value upon bias removal
that can be used as non-volatile memory cells. In addition to the conventional
usage as memory cells, this device has also found variety of interesting applications
such as machine learning platforms [7, 8], logic circuits design [9, 10], and
neuromorphic systems [11]. Considering memristor as a non-volatile memory
device makes it an interesting building block for large scale non-volatile memory
systems. The memristor, or memory resistor, has been used in crossbar array
architectures [12].
Due to the structural limitations (e.g. sneak path problems, interconnect resis-
tance and etc.) of fully passive arrays (0T1M) various resistive switching memory
based structures for the memory cells has been offered in literature such as 1T1M
[13, 14], 4M1M [15], 1S1M [16–22], 1D1M [23], and 2T1M [24]. One challenging
issue in crossbar array performance is sneak path current which can lead to negative
effects on power consumption and limit the array size and other negative effects.
Despite of amazing footprint size (4F2) in fully passive crossbars, 1T1M arrays has
been developed to reduce the impact of alternate currents with the cost of adding an
access CMOS transistor in a single memory cell which significantly reduces the area
efficiency of the array. These pseudo-crossbar structures mostly developed for
digital memory arrays and they enable making large crossbars by adding more
accessibility to each memory cell and avoiding the problem of voltage degradation
over memory crossbar interconnects. 2T1M structure [24] is also presented and the
auxiliary CMOS device is added to help for self-learning mechanism and these
structure are used for spiking neural networks (SNNs). Also, a modified version of
these cells are designed in 1T1M [13, 14] manner by getting benefit from the new
type of transistor which has a smaller size and has the ability to change the sign of
the charge carriers. Two terminal selectors such as non-linear switching elements
and diodes are attracting a lot of attentions due to the scalability and small footprint
sizes. Symmetric voltage–current characteristics for 1S1R structure in [17–22] avoid
using these type of cells in logic applications. Also, for composite memory cells with
diodes, Zener diode is utilized due to the low break down voltage which makes
possible the rewriting over the memrisor device in each cell. Complementary resis-
tive switch (CRS) with back to back memristor devices provide resiliency toward
the sneakpath current by keeping one of the series device in high resistance which
reduce the alternate current path in non-selected cells. Pure memristive composite
memory array with 4M1M structure is proposed in [15], this structure provides a
memristor switch to avoid sneakpath. In this method, at least one of the input
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devices is in low-resistance state (Ron) all the time which connects target cell to
other cells in the row through a low resistive network. However, this structure
suffers from parallel branches detour currents which considerably impact the
power consumption and writing current.
Other attractive domain for composite memory structure is utilizing them for
logic applications by collocating the computing within the memory in the same
place. Several number of logic design and implementation research works have
recently been proposed using memristor devices. Memristor Ratio Logic (MRL) is a
CMOS-Memristor structure approach for combinational logic design [25]. In this
method logical values are presented as node voltages, but it is a hybrid approach
consisting both memristor and MOS transistors in the crossbar fabric. There are also
other methods, such as MAGIC [26] and IMPLY [27] in which unlike MRL,
memristance of memristors represent logical values. Each approach has positive and
negative points regarding required number of memristor or MOS transistors or
required time steps.
This chapter discuss 2M1M composite memory array and its application in both
memory and logic. The proposed switch provides three modes namely, ON, OFF
and No-Change, designed with three memristor. This structure not only can be used
as AND, OR, NAND, and NOR logic gates with less computational steps compared
to [27], but also the IMPLY logic can be implemented in crossbar array by this
memory cell. The proposed cell is a pure memristor memory cell as 2M1M. The read
and write operations are done by the same memristor circuits without need for
additional circuitry within memory fabric. Thus, significantly reducing the number
of required elements and simplifies the crossbar structure. The technique presented
in the reading circuit does not need an isolated access to the memristor node which
in turn reduces circuit wiring, and leads to a very simple structure with less com-
plexity. Proposed structure provides an effective gating mechanism by which
memory elements can be partially isolated from the access line during reading cycle
which considerable reduces the sneak path currents. The remainder of this chapter
is organized as follows: Section 2 introduces memristor-based switch circuit and its
application and performance in the proposed memory cell. In Section 3 the pro-
posed crossbar structure is discussed. Logic implementation and computational
operations by 2M1M memory cell are presented in Section 4 and some explanation
about sneak path are discussed.
2. A 2M1M memristor cell and its functionality
2.1 2M1M switch circuit
The 2M1M three state switch [9] which functions in ON, OFF, and NC are
shown in Figure 1. As it can be seen, the proposed memory cell comprises of three
memristor devices XA, XB and XC. XA and XB devices are the access devices and they
isolate the target device XC which stores the information. There are three
terminals A, B, and C in this structure in which A and B are considered as input
terminals and Va and Vb (as input voltages of ‘V’ or ‘+V’) should be applied to
terminals A and B respectively. Operation of the circuit, regarding Va and Vb as
input voltages and VM as its output can be explained as follows. The input voltage
(+V) for logic ‘1’ and the input voltage (V) for the logic ‘0’ are applied to the XA
and XB memristors (|V| > |Vth|). The voltage VM on common node of memristors
represents output of the circuit while memristor XC maintains this value in form of
memristance. The truth table of this circuit is shown in Table 1.
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When both inputs are ‘0’ (V) according to the polarity of memristors, since a
negative voltage is applied across memristor XA and a positive voltage across
memristor XB, so their memristance, regardless of their initial states, will change to
Roff and Ron, respectively. Therefore, according to Kirchhoff’s law and also con-
sidering the initial state of the memristor XC, as RC >> RA, RB (memristance of XA
and XB), the voltage in common node of memristors is: VM = V. This will set
memristance of XC to Roff, which is logical zero:




 Vð Þ ¼ Vð Þ≈Logical 0
(3)
For logic 1, according to the fourth row of the Table 1, when both inputs are in
the same value of +V, similarly, based on the polarity and direction of memristors,
the memristor XA is set to Ron and memristor XB becomes Roff. Therefore, the
voltage on the output node (M) is approximately +V which will change the
memristance of the output memristor, XC, to Ron representing logical one:
Figure 1.
Schematic of the proposed memory cell. (a) General circuit of memory cell. (b) Configuration for switch circuit
mode. Figure reprinted by [9].
Case Va Vb VM Rc Switch State
1 V V V Roff OFF
2 V +V 0 Rini NC
3 +V V 0 Rini NC
4 +V +V +V Ron ON
Table 1.
Truth table for the proposed switch circuit.
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 V ¼ V ≈Logical1
(4)
Otherwise, if the value of input voltages is different as (+V) and (V), both
input memristors have the same value of either Ron or Roff according to the applied
voltage and their polarity. This results in a zero voltage on common node. Since
Vc = 0, in this case memristance of XC does not change:







 Vð Þ ¼ 0
(5)
or similarly:




 Vð Þ þ
Roff
Roff þ Roff
 V ¼ 0
(6)
This state is called a NO-Change state. To have a timing analysis of switches
operation, according to [15]:
dR tð Þ
dt




k ¼ μ:ΔR  Ron=D
2 (8)
ΔR ¼ Roff  Ron (9)
Because in the fourth combination of the truth table of memristor based switch
(Table 1), memristor XA is parallel with memristor XB then Va = Vb. Therefore:
Va ¼
R tð Þ  dR tð Þ
k  d tð Þ
(10)




R tð Þ  dR tð Þ







2 tð Þ  Rai
2 ¼ 2kaϕ tð Þ (12)
ϕ tð Þ ¼
Ra





and also by supposing the initial state of memristor XA is Roff and its final state is
Ron, the required flux across the memristor XA is







Thus, the required time for change state of memristor XA and XB is given by:
Δϕa ¼ VaT1 (15)
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Therefore, the total time to change the cell state,Tt, is given by:

















2.1.1 Simulation result for 2M1M switch circuit
This is in general agreement with the simulation results as presented in follow,
Despite several memristor SPICE models which are presented in [28, 29], the
simulation results are performed using Biolek model presented in [30]. This model
is selected due to the fact that, it can be utilized in mathematical analysis for power
and delay estimation besides its validity to characterize the memristor switching
behavior. PSPICE software has been utilized to perform the simulations. The simu-
lations are carried out by using the parameters in Table 2, and for a fair compari-
son, these parameters are similar with [15] to evaluate functionality of the design.
Different combinations of inputs which are applied to the switch are shown in
Figure 2. As it can be seen the simulations results are in agreement with the truth
table of Table 1. Here the voltage is applied and output logics is represented by
memristance of the XC. Delay or settling times for this switch is defined by the time
which XC memristance reaches to its final value. According to the simulation
results, this time is 1.11 ns which is also in agreement with theoretical calculations.
2.2 Write and read operations
For the write operation, the memory cell should work based on the first and
forth rows of Table 1, respectively for writing ‘0’ and ‘1’, as descried in details in
subsection 2.1. For read operation, unlike previous works, these cells do not need
any additional wiring or complicated sense circuitry. This is because in this circuit
Parameters Value Parameters Value
D(nm) 1 Vth(V) 0.11
Vw(V) 0.9 VR(V) 0.1
Ron(Ω) 100 R’on(kΩ) 10
Roff(Ω) 900 R’off(Ω) 1900
μ(m2V1 s1) 1106 μ’(m2V1 s1) 1107
Table 2.
Simulation parameters for 2M1M memory architecture.
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memristor change inertia, as shown in Figure 3, is exploited. In general, the READ
operation is done by floating node B and applying READ signal VR to node C. Then,
a sense amplifier (SA) is sensed the current from node A of the memory cell. In
other words, in this technique a read signal is applied to the memristor which does
not change the memristance, either because of its high frequency (f > fth) or/and
because of its low voltage (V < Vth).
In read process method, a pulse VR with appropriate amplitude and small dura-
tion is applied to the circuit as “read signal”. A sense amplifier then measures value of
the propagated signal on port A of the switch. Width and amplitude of this pulse (or
spike) should be chosen in a way to do not affect memristors’ state during read
process. As mentioned before in high frequencies memristor operates like a pure
resistive element. If we connect A and B ports of the proposed circuit to the ground,
and apply to the other end of the memristor XC (port C), a read spike with amplitude












(a) Write and (b) read circuit configurations of the proposed memory cell. (c) 2M1M Memristor-based
crossbar architecture. Figure reprinted by [9].
Figure 2.
Memristor switch circuit simulation results for different cases. In each subfigure, upper figure displays the inputs
and common node voltages while the below figure displays the output device resistance state. (a) a = 0, B = 0.
(b) a = 0, B = 1. (c) a = 1, B = 0. (d) a = 1, B = 1. Figure reprinted by [9].
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which in terms of logic vales can be described as:
if : Rc ¼ Ron ! VM ¼ V ¼ logical 1
if : Rc ¼ Roff ! VM ffi 0 ¼ logical 0
(20)
With this technique we can increase reading speed and reduce power consump-
tion. In addition, if we read the output value from port A instead of node M, this read
method does not require any additional wiring to access node M. This considerably
reduces fabrication and wiring complexity of the proposed crossbar structure.
3. 2M1M Memristor crossbar architecture
In crossbar architecture the 2M1Mmemory cell can be used effectively as shown
in Figure 3c. While, there is no need CMOS transistors for each cell within cross bar
fabric in this architecture. As it can be seen in Figure 3c, the similar nodes of
memory cells in the crossbar structure are connected to each other in the horizontal
rows nodes Ai and Bi are of the cells are connected to each other separately while in
vertical columns modes Ci are connected to each other. The desired reading or
writing operation are performed by applying appropriate voltages in suitable rows
and columns to activate a cell and disable others.
3.1 Write operation in the crossbar
For write operation in the crossbar architecture, like a single memory cell, appro-
priate input values need to be applied to the memory cell based on Table 1. This
means that, both applied voltages Va and Vb should be similar, either amount of ‘+V’
or ‘V’ to write logical ‘1’ or to write logical ‘0’ respectively. Otherwise, the other
states in truth table, the switch is in the No-Change state. This scheme is easily
applicable to the crossbar structure in the same way as a single cell using connected
cell port (ai, bi and ci). It should be considered that when read or write signal are
applied, cells should be completely isolated from the target cell. When writing in a
cell (or a number of associated cells as a word), the other cells should have
maintained their saved vales. For more explanation for write operation, as an exam-
ple. Considering cell 22 as a target cell to write ‘0’ (‘1’) in Figure 4. In this case, the
same voltages V (similarly +V for ‘1’) should be applied to both memristors XA and
XB and node C is connected to GND. In this situation, in terms of applied voltages
Figure 4.
(a) Write configuration in 3  3 2M1M crossbar memory and the hazardous zones are displayed. Z1 zone
contains target cell 22 and highlighted by green. (b) Resistive equivalent circuit of zone Z2 in the proposed 3  3
2M1M crossbar memory. The equivalent resistor circuit of the target cell 22 is highlighted by green.
Figure reprinted by [9].
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combination, four different zones are recognizable in the crossbar structure, as
shown in Figure 4. As it can be seen only the target cell is located in the first area, Z1.
The second area is Z2, where all cells have the same voltages as target cell on their ai
and bi nodes. In the third area, Z3, cells have the voltage on their node C, which is the
same as the target cell 22. In the fourth zone, Z4, there is no input in common with
cell 22. In the Z1 to write ‘0’ (‘1’) into the cell 22 voltage V (+V) is applied to rows
Vb2 and Va2 where the column Vc2 is connected to GND.
As can be seen in the Figure 4, Z2 is the hazardous zone because in this area
same voltages as the target cell (V or +V) are applied to the Va2 and Vb2 ports of
the cells. It can cause an unwanted writing and changing the state of the memristors
that are not supposed to change. To deal with this issue, C nodes of the neighbor
cells in zone Z2 are floated or in practice connected to a high impedance open circuit
(the columns Vc1 and Vc3 in Figure 4). Since the columns c1 and c2 are floated, we
consider a resistance RFloat for each of these columns and this resistance is
connected to the non-bar side of the XC device in each of 21 and 23 2M1M memory
cells. The bar side of XC device is connected to the common node between XA and
XB devices. Then, the equivalent resistor-based circuit for cell 21 has two serially
connected resistors Ra21 and Rb21 which are connected to rows a2 and b2 and they are
memristances of XA and XB devices in cell 21, respectively. The common node of XA
and XB is connected to a Rc21 resistor which is a memristance of Xc device in cell 21.
Therefore, resistance of the float column RFloat will be in series with Rc21 resistor
(this is true for cell 23). If the float resistance terminals were connected to both
terminals of XC device, then we could consider RFloat was parallel with Rc21 while
here only the non-bar side of XC device is connected to the floated column c1.
Resistor equivalent circuit of this zone is depicted in Figure 4b. This floated port
connection reduces current through XCmemristor of the unselected cells (≈ 0) which
keeps the stored values of the cells untouched. The rest of the rows and columns in
the cross-bar structure are connected to ground. Thus, points A, B and C of cells that
are in zones Z3 and Z4 are either floating or connected to GND. the logical state of
these cells therefore do not change during write operation. Although, maybe one of
the two memristor XA and XB is sufficient to perform write operations and by help
one of them could to done correctly write operation but as mentioned, this structure
is designed to be based on a three-state switch ON, OFF and NO Change. The second
case is used to high impedance operation for memristors without changing of output
memristor in practice reading that through this can reduce the sneak paths current. In
addition, one of the applications of these cells has been mentioned is the implemen-
tation of logic circuits which is explained in the Section 4. Please note that in this
structure cells in the same column are almost independent and can be written or read
simultaneously. This makes it possible to have a parallel read/write process on these
cells for higher rate memory access operations or combine a number of them forming
data “word” rather than collections of single bits.
In the write operation as can be seen in Figure 4a, the memory cells 21 and 23
are in zone 2 and they are the neighboring cells of the target cell for write operation.
The equivalent resistor-based circuit of these cells are displayed in Figure 4b. Write
operation of the memory cell in 33 2M1M crossbar array is simulated in Figure 5a
and b. This memory cell is functioning even by having a time difference between
the applied voltage input Va and Vb. To test the proposed memory cell for this
special case, two asynchronous input voltages are applied to the memory cell and
the simulation results prove its functionality (Figure 5c).
3.2 Read operation in the crossbar
Regarding read operation, there are four zones in the crossbar as described in
previous section. During read operation, as shown in Figure 6a, by applying voltage
9
Development of Compute-in-Memory Memristive Crossbar Architecture with…
DOI: http://dx.doi.org/10.5772/intechopen.99634
VR to node C and stored bit in XC can be read as a voltage from node A. Suppose that
we want to read from cell 22. The read operation must be performed in 2 stages; in
the first stage, memristors XA, XB of the Z2 memory cells are changed to high
impedance (Roff) to partially isolate neighbor cells in this zone from applied read
spike which can be done by applying voltages V and +V, according to truth table
of Table 1, to lines Va and Vb of the cells in the zone respectively. At second stage
the read signal is applied to port C of the target cell and voltage of port A of the cell
is read. This stage must be performed by floating row Vb2, applying voltage VC to
column Vc2, reading (measuring) the voltage on node A using a sense amplifier. The
important point at this stage is considering appropriate signal as read signal. It is
very important that applied read pulse be strong enough to induce a readable
voltage at A line of the row. And also this signal should not affect memristance
values of the memristors in the target cell or the neighbors. Here a spike shaped
narrow pulse is used as read signal (VC).
Another consideration which is so important in this crossbar architecture is
effect of neighbor cells in the output readout value. In this case the circuit can be
assumed as a resistive network and areas involved in this operation are Z1, Z2 that
Figure 5.
Writing in target cell with different neighbor cell’s stored value. (a) Write 1 in target cell. (b) Write 0 in target
cell. (c) Write operation when two asynchronous input voltages are applied to the target cell with the time
difference. Figure reprinted by [9].
Figure 6.
Read configuration in 33 2M1M crossbar memory and the hazardous zones are displayed. (a) Z1 which
contains target cell 22 is highlighted by green. Equivalent resistive circuit for hazardous zone for read operation.
Target cell for read operation is highlighted by orange. (b) Resistive circuit for hazardous zone in 33 2M1M
crossbar memory. (c) Equivalent resistive circuit by considering n neighbor cells. Figure reprinted by [9].
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can be seen in Figure 6. Sneak path current is considered as one of the most
important issues in memristor crossbar memories. Here, XA and XB of the neighbor
cells to “gate” effect of the XC memristance of the neighbors from read signal are
used. By changing memristance of XA and XB memristors of the neighbors to Roff, as
shown in Figure 6b, the target cell will be in parallel connection with its neighbors
which are gated form ai line by 2Roff memristance. Since all cells in these areas,
except cell 22, have a floating (Rfloat) resistance connected to the node C, each
neighbor cell can be considered as a 2Roff resistors in parallel with cell 22. The value
of these parallel resistances is equivalent to (2/n)  Roff (n = total number of
columns per row). Accordingly, equivalent resistance of the neighbor cells from ai
line is almost independent from their XC memristance, which represents stored
value in the cell. This technique considerably reduces sneak path effect and its
negative effect on cells’ readout process. Using equivalent circuit of Figure 6c, the

















by selecting of Rsense = Roff,
Figure 7.
2M1M array logic schematics and simulation results for AND, NAND, OR, and NOR. (a) AND logic gate for
2M1M switch. (b) NAND logic gate for 2M1M switch. (c) OR logic gate for 2M1M switch. (d) NOR logic gate
for 2M1M switch.
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þ Rc þ Roff
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þ Ron þ Roff
 Vc ≈Logical
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The second voltage Va from node A is higher or lower voltage according to Xc
which is low or high resistance state (Ron or Roff). Figure 7, presents simulation
results for a read operation in the crossbar structure. As it is discussed, to read the
stored value of a cell we have to apply a spike like pulse to the C node of the cell and
read the voltage from line ai, where bi line of the row and C node of the other cells
in the same row are float. When Rc is Roff the voltage in node A is a low voltage that
is equivalent to logic zero and vice versa, when Rc has the value of Ron, the voltage
in node A has a higher voltage which represents to a logic one. Figure 8, presents
two different cases. Figure 8a, shows reading ‘0’ from a cell, when the neighbor
stored ‘1’ Figure 8b, shows reading ‘1’ from a cell, when the neighbor stored ‘1’. In
both cases target cell has been readout correctly. According to the simulation results
Figure 8.
The simulations of memory cell in crossbar array for; (a) read of logic 0 from target cell and other cell, (b) read
logic 1 from target cell and other. Figure reprinted by [9].
Memory [23] Memory [24] 4M1M [15] 2M1M
Read time 1.2 ns 1.095 ns 0.25 ns 20 ps
Write voltage 1.0 V 0.9 V 0.9 V 0.9 V
Read voltage 1.0 V 0.9 V 0.1 V 0.1 V
Number of consecutive read — 130 ≫ 105 ≫ 105
Number of consecutive read by 10% noise 20 — ≫ 105 ≫ 105
Table 3.
Comparison of read operation with previous works.
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and the formula presented in the [16], reading margin in this work is equal to the





Vout LRSð Þ  Vout HRSð Þ
VWS
(24)
where VWS is the read voltage applied. Simulation results are compared with
previous works in Table 3. As it can be seen in this table, the proposed method is
considerably better than [31, 32], and is similar to [15].
4. Logic implementation and computational operations by 2M1M
memory cell
Composite memory cells can be applied to implement digital logics. In addition
to its memory application, the proposed memory cell is capable of implementing
logic which makes it capable for in-memory computing applications. Here, in this
section we are assessing the logic implementation of the proposed architecture with
2M1M cells.
4.1 Logic gates with 2M1M switch
From switching point of view, this circuit is a three state switch as ‘ON’, ‘OFF’
and ‘No-Change’. Interestingly, this switch can also be used as logic gates. By setting
the initial memristance value of the output memristor to Ron or Roff, final
memristance state of memristor XC, respectively, AND or OR logic gate operations
are developed. Further, by changing the polarity of the output memristor (XC) one
can make NAND and NOR gates in a similar way. Therefore, the 2M1M array can
develop two different logic schemes based on the polarity of memristor XC. First,
include AND and OR gates and by changing the polarity of XC the array can develop
NAND and NOR gates. The logic is based on the resistance of device and not the
voltage. This will make this logic to enable in-memory compute logic family as the
data will store within the memory array after finishing the operation.
The input voltage pulses with amplitude +V and V are applied as logic 1 and 0
into the rows a1 and b1. Other unselected rows will be floated and the column c1 is
grounded to shape a 2M1M cell 11 as a logic gate. Other unselected columns need to
be floated to inactive the rest of the 2M1M cells in the corresponding row. As an
example, the AND gate can be implemented by a 2M1M switch over the 2M1M
array by applying the appropriate voltages. This gate is comprised of two access
devices XA and XB which are connected in parallel with different polarities to node
M. The output device XC is connected between node M and bit-line of the array by a
positive polarity. The input voltages should be applied to a1 and b1 lines as VA and
A B AND OR NAND NOR
Vo Ro Vo Ro Vo Ro Vo Ro
V V 0 ROFF 0 ROFF 1 RON 1 RON
V +V 0 RIN = ROFF 0 RIN = RON 0 RIN = RON 0 RIN = ROFF
+V V 0 RIN = ROFF 0 RIN = RON 0 RIN = RON 0 RIN = ROFF
+V +V 1 RON 1 RON 0 ROFF 0 ROFF
Table 4.
Truth table of the proposed memristor logic gates.
13
Development of Compute-in-Memory Memristive Crossbar Architecture with…
DOI: http://dx.doi.org/10.5772/intechopen.99634
VB. Also, RC >> RA, RB and the resistance of RC will specify the output of the logic.
The logic can be described for different input combinations by considering the
Eqs. (1)–(5).
The truth table of different 2M1M logic gates has been in presented in Table 4,
by showing different input combination voltages, output voltage and resistance
state of the output device. Different 2M1M logic cells, their implementations on
memristor crossbar array and the simulation results corresponding to each AND,
NAND, OR, and NOR logic gates by using 2M1M cells for different input combina-
tions have been displayed in Figure 7. In Table 5, the proposed 2M1M logic gates
have been compared in terms of number of with IMPLY logic [27] and 4M1M [15].
It has been shown that the proposed logic requires only one computational step to
implement in-memory logic for AND, NAND, OR, and NOR gates. Also, the num-
ber of required devices to implement all of these logic gates are 3 devices included in
a 2M1M cell structure.
Sneak path current is considered as one of the important challenges against
practical application of memristor crossbars. During reading operation the sneak
path currents through neighbor cells can affect readout value of the target cell. To
eliminate or reduce the sneak path in the crossbar array several methods have been
proposed by researchers. In general, proposed methods can be divided into two
categories. In the first approach [33–36], researchers focus on device level structure
of the memristor or read process in the crossbar to make it more resilient against
this effect. Among these methods is the way provided in [33] in which read opera-
tion is done by an algorithm in several stages. This method improves the sneak path
problem but increases read time and require additional circuit to realize the read
algorithm stages. Another approach relies on memristive devices with inherent
nonlinear structure such as [34, 35] in which a three-terminal memristor device is
proposed to solve this problem. In another approach as presented in [36] to elimi-
nate sneak path currents separate columns are considered for each element in the
crossbar architecture. That increases cell area and therefore reduces the memory
density. In the second approach, to solve the problem of sneak path currents, it is
suggested to add additional switches to each memory cell in the crossbar architec-
ture to separate reading path of the target cell from the other unwanted paths.
There are several suggestions in this approach, but the most popular structure is
1T1M (one transistor for one memristor) [14]. This structure uses a transistor to
separate each cell from other cells during read operation. In this way, added tran-
sistor is the gating element of the cell. This method has problems due to the
scalability considerations of the CMOS-memristor structure [13]. In [23] diodes,
IMPLY [27] 4M1M [15] 2M1M
Operation step AND 4 1 1
OR 3 1 1
NAND 3 2 1
NOR 4 2 1
Required memristors AND 4 3 3
OR 3 3 3
NAND 3 4 3
NOR 3 4 3
Table 5.
Comparison of proposed 2M1M logic gates with [15, 27].
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instead of transistors, have been suggested to reduce sneak path. There are difficul-
ties with this approach as well due to diode behavior. In another approach [28],
back-to-back memristors are proposed to overcome the problem of sneak path
current in which always one of the memristors is in Roff state and the other one is
Ron. In this way, equivalent memristance is always greater than Roff which can
reduce the sneak path effect. In [15] a memristor based switch is suggested to solve
the problem of sneak path. In this method at least one of the input memristors is
always in state Ron, which connects target cell to other cells in the row through a low
resistive network. In this structure, as shown in Figure 9, during write process,
there is a detour current path through MS-MP and MT-MP, in all parallel branches in
the crossbar structure; witch can considerably increase the writing current and
power consumption.
In this study, effect of sneak path can be easily reduced using proposed gating
mechanism created by XA and XB memristors in the cell. By changing state of these
memristors to Roff, memristor XC, which keeps the saved value (‘0’ or ‘1’) of the
memory cell, can be isolated from rest of the network. As discussed before, in the
second and third rows of the truth table switch goes to No-Change state and XC
keeps its sate untouched, where both XA and XB memristors become either Roff or
Ron. Therefore, if in the crossbar array structure, we apply V and +V to ai and bi
lines of the row respectively, memristors XA and XB of all the cells in the row will to
Roff state, which is a high impedance, without any change in their XC memristance.
So unlike cells provided in [15] there is no resistance of Ron between the selected
node and the other nodes of the circuit. In fact, high impedance of the XA and XB
memristors isolate XC of all the cells in the crossbar from each other.
With this approach equivalent circuit of the neighboring cells in a row is as
shown in Figure 9. Interestingly, target cell (first cell from left) sees an equivalent
resistor of the network which is almost independent from stored values (in terms of
Ron or Roff) in other cells. This means if Rfloat >> Roff then effect of Rc state is
negligible on Iread current. Simulation results are presented in Table 6. As it can be
seen this method is far better than [15, 24]. In comparison with [31] sneak path
current in this work is higher but please note that in [31] there are two transistors
for each memory cell but our cell is transistor-less.
Figure 9.
Sneak path current in 4M1M cell [15] and the proposed 2M1M crossbar memory in a read operation. (a)
4M1M [15] sneak path currents in read operation. (b) Sneak path current in 2M1M crossbar during read
operation. Figure reprinted by [9].
1T1M [13] 2T1M [24] 4M1M [15] 2M1M
Sneak current 0.25–33.29 μA 5.0 pA 0.24–1.77 μA 9 nA
State change 0.261 0 0 0
Table 6.
Comparison of sneak current effect of the proposed architecture with other architectures.
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By providing the structure and strategies for array-based 1S1R [16–22], many of
the structures have offered while having high density 4F2, very small sneak paths
current, very low power consumption and high read margin that is very promising.
Compared with 2M1M structure, can be said that 1S1R based structures has been
created in series connection memory element and selector in terms of manufactur-
ing technology because are of the two different types perhaps compared with 2M1M
structure which is a memristor uniform structure be more complexity. And in the
2M1M structure used of memristor, that is a memory and a computing element. The
aim is to implementation the logic and computing capabilities for future applica-
tions of this structure in memory which can help to achieve a beyond classical von
Neumann architecture. It hopes that by development and progression of 2M1M, the
valuable feature in 1S1R structure is achieved for a higher density and removes
sneak paths. Approximated device density and power consumption of the proposed
architecture is compared with previous works in Table 7. As it is attainable form
this table, due to lower number of memristors per memory cell, proposed architec-
ture offers higher density compared with previous works. In terms of power con-
sumption, since authors did not find a clear explanation regarding details of
previous studies for their power calculations, power consumption of the cells in
various operations are presented and compared in details.
5. Conclusions
In summary, this chapter discusses the resistive switching based composite
memory cells and offers a solution toward the limitations within the current state-
of-art 0T1R fully passive arrays and 1T1R active arrays to implement more efficient
compute-in-memory structure for future beyond von-Neumann computing archi-
tectures. The first section of this chapter briefly review different resistive switching
based composite memory arrays and discusses their advantages and limitations
toward compute-in-memory applications and implementations. The next section,
define a 2M1M memory array cell and analyzes its switching characteristics and the
write and read operation principles within the crossbar structure. The final section
of the chapter discusses the logic application with 2M1M switch and its capability to
implement AND, NAND, OR, and NOR logic gates within 2M1M memory array
structure and its compute-in-memory feature. Also, this section discusses the prob-
lem of sneakpath within the composite memory arrays and 2M1M array structure.
We hope this chapter provide a good basis toward development of resistive
switching based composite memory array platforms and providing a good insight
over 2M1M structural benefits for compute-in-memory applications.
SRAM [37] Memory [38] Memory [16] 4M1M [15] 2M1M
Density (Gbt/cm2) 0.338 1.6 — 50 80
Energy (fj/bit) 28.4 — 0.011 2.5  104 23.2  109
Table 7.
Comparisons of density and energy consumption with previous works.
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